STM32L4+ has LTDC, DMA2D and DCMI Topic is solved

Report here problems in any of ChibiOS components. This forum is NOT for support.
User avatar
FXCoder
Posts: 384
Joined: Sun Jun 12, 2016 4:10 am
Location: Sydney, Australia
Has thanked: 180 times
Been thanked: 130 times

STM32L4+ has LTDC, DMA2D and DCMI  Topic is solved

Postby FXCoder » Thu Dec 06, 2018 11:52 am

Correct existing entry in stm32_registry.h for LTDC, DMA2D and add entry for DCMI.

Code: Select all

Index: stm32_registry.h
===================================================================
--- stm32_registry.h   (revision 12458)
+++ stm32_registry.h   (working copy)
@@ -380,10 +380,12 @@
 #define STM32_IWDG_IS_WINDOWED              TRUE
 
 /* LTDC attributes.*/
-#define STM32_HAS_LTDC                      FALSE
+#define STM32_HAS_LTDC                      TRUE
 
 /* DMA2D attributes.*/
-#define STM32_HAS_DMA2D                     FALSE
+#define STM32_HAS_DMA2D                     TRUE
+#define STM32_DMA2D_NUMBER                  90
+#define STM32_DMA2D_HANDLER                 Vector1A8
 
 /* FSMC attributes.*/
 #define STM32_HAS_FSMC                      TRUE
@@ -392,6 +394,11 @@
 #define STM32_HAS_CRC                       TRUE
 #define STM32_CRC_PROGRAMMABLE              TRUE
 
+/* DCMI attributes.*/
+#define STM32_HAS_DCMI                      TRUE
+#define STM32_DCMI_NUMBER                   85
+#define STM32_DCMI_HANDLER                  Vector14C
+
 #endif /* defined(STM32L4R5xx) || defined(STM32L4R7xx) ||
           defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
           defined(STM32L4S7xx) || defined(STM32L4S9xx) */


Code: Select all

Index: stm32_rcc.h
===================================================================
--- stm32_rcc.h   (revision 12458)
+++ stm32_rcc.h   (working copy)
@@ -1263,6 +1263,34 @@
 #define rccResetFSMC() rccResetAHB3(RCC_AHB3RSTR_FMCRST)
 /** @} */
 
+/**
+ * @name    DCMI peripheral specific RCC operations
+ * @{
+ */
+/**
+ * @brief   Enables the DCMI peripheral clock.
+ *
+ * @param[in] lp        low power enable flag
+ *
+ * @api
+ */
+#define rccEnableDCMI(lp) rccEnableAHB2(RCC_AHB2ENR_DCMIEN, lp)
+
+/**
+ * @brief   Disables the DCMI peripheral clock.
+ *
+ * @api
+ */
+#define rccDisableDCMI() rccDisableAHB2(RCC_AHB2ENR_DCMIEN)
+
+/**
+ * @brief   Resets the DCMI peripheral.
+ *
+ * @api
+ */
+#define rccResetDCMI() rccResetAHB2(RCC_AHB2RSTR_DCMIRST)
+/** @} */
+
 /*===========================================================================*/
 /* External declarations.                                                    */
 /*===========================================================================*/

User avatar
Giovanni
Site Admin
Posts: 14457
Joined: Wed May 27, 2009 8:48 am
Location: Salerno, Italy
Has thanked: 1076 times
Been thanked: 922 times
Contact:

Re: STM32L4+ has LTDC, DMA2D and DCMI

Postby Giovanni » Sat Dec 08, 2018 10:17 am

Hi,

Patch applied in trunk.

Giovanni


Return to “Bug Reports”

Who is online

Users browsing this forum: No registered users and 71 guests