See attachment, taken from TRM.
Index: os/hal/ports/STM32/STM32F7xx/hal_lld.h
===================================================================
--- os/hal/ports/STM32/STM32F7xx/hal_lld.h (revision 11829)
+++ os/hal/ports/STM32/STM32F7xx/hal_lld.h (working copy)
@@ -1941,7 +1941,7 @@
#if (STM32_CK48MSEL == STM32_CK48MSEL_PLL) || defined(__DOXYGEN__)
#define STM32_PLL48CLK (STM32_PLLVCO / STM32_PLLQ_VALUE)
#elif STM32_CK48MSEL == STM32_CK48MSEL_PLLSAI
-#define STM32_PLL48CLK (STM32_PLLSAIVCO / STM32_PLLSAIQ_VALUE)
+#define STM32_PLL48CLK (STM32_PLLSAIVCO / STM32_PLLSAIP_VALUE)
#else
#error "invalid source selected for PLL48CLK clock"
#endif
STM32_PLL48CLK configuration error in hal_lld.h Topic is solved
- Giovanni
- Site Admin
- Posts: 14444
- Joined: Wed May 27, 2009 8:48 am
- Location: Salerno, Italy
- Has thanked: 1074 times
- Been thanked: 921 times
- Contact:
Who is online
Users browsing this forum: No registered users and 10 guests